Skip to main content
Ctrl+K
PyAEDT - Home PyAEDT - Home
  • Getting started
  • User guide
  • API reference
  • Examples
Ctrl+K
  • GitHub
  • Support
Ctrl+K
  • Getting started
  • User guide
  • API reference
  • Examples
  • GitHub
  • Support

Section Navigation

  • Application and solvers
  • Material and stackup
  • 3D modeler
  • 2D modeler
  • Primitives
    • Object3d
    • FacePrimitive
    • EdgePrimitive
    • VertexPrimitive
    • PolylineSegment
    • Polyline
    • ComponentArray
    • UserDefinedComponent
    • Point
    • Plane
    • HistoryProps
    • BinaryTreeNode
    • CoordinateSystem
    • GeometryOperators
    • Multi-part components
    • Stackup 3D components
      • Stackup3D
      • Layer3D
      • Padstack
      • PadstackLayer
      • Patch
      • Trace
        • create_lumped_port
        • added_length
        • aedt_object
        • application
        • charac_impedance
        • dielectric_layer
        • effective_permittivity
        • effective_permittivity_h_w
        • effective_permittivity_w_h
        • electrical_length
        • frequency
        • layer_name
        • layer_number
        • length
        • material_name
        • name
        • permittivity
        • points_on_layer
        • position_x
        • position_y
        • reference_system
        • signal_layer
        • substrate_thickness
        • wave_length
        • width
        • width_h_w
        • width_w_h
      • Polygon
      • NamedVariable
  • Modeler in HFSS 3D Layout
  • Modeler and components Circuit
  • Boundary objects
  • Mesh operations
  • Setup
  • Visualization
  • Logger
  • Optimetrics
  • Variable
  • Constants
  • Configuration files
  • Setup templates
  • Cable modeling
  • Filter solutions
  • PyAnsys
  • API reference
  • Primitives
  • Stackup 3D components
  • Trace
  • frequency

frequency#

property Trace.frequency#

Frequency.

Returns:
ansys.aedt.core.modeler.advanced_cad.stackup_3d.NamedVariable

Variable Object.

On this page
  • frequency
Edit on GitHub
Show Source

© Copyright (c) 2024 ANSYS, Inc. All rights reserved.

Created using Sphinx 8.1.3.

Built with the Ansys Sphinx Theme 1.2.1.
Last updated on