Skip to main content
Ctrl+K
PyAEDT - Home PyAEDT - Home
  • Getting started
  • User guide
  • API reference
  • Examples
  • Release notes
Ctrl+K
dev0.16 (stable)0.150.14Older versions
  • GitHub
  • Support
Ctrl+K
  • Getting started
  • User guide
  • API reference
  • Examples
  • Release notes
dev0.16 (stable)0.150.14Older versions
  • GitHub
  • Support

Section Navigation

  • Application and solvers
  • Material and stackup
  • 3D modeler
  • 2D modeler
  • Primitives
  • Modeler in HFSS 3D Layout
  • Modeler and components Circuit
    • ModelerNexxim
    • ModelerTwinBuilder
    • ModelerEmit
    • ModelerMaxwellCircuit
    • NexximComponents
      • add_id_to_component
      • add_pin_iports
      • add_siwave_dynamic_link
      • add_subcircuit_3dlayout
      • add_subcircuit_dynamic_link
      • connect_components_in_parallel
      • connect_components_in_series
      • create_capacitor
      • create_component
      • create_component_from_spicemodel
      • create_coupling_inductors
      • create_current_dc
      • create_current_probe
      • create_current_pulse
      • create_diode
      • create_field_model
      • create_gnd
      • create_inductor
      • create_interface_port
      • create_line
      • create_model_from_nexxim_state_space
      • create_model_from_touchstone
      • create_new_component_from_symbol
      • create_nexxim_state_space_component
      • create_npn
      • create_page_port
      • create_pnp
      • create_resistor
      • create_subcircuit
      • create_symbol
      • create_touchstone_component
      • create_unique_id
      • create_voltage_dc
      • create_voltage_probe
      • create_voltage_pulse
      • create_voltage_pwl
      • create_wire
      • delete_component
      • disable_data_netlist
      • duplicate
      • enable_global_netlist
      • enable_use_instance_name
      • get_component
      • get_obj_id
      • get_pin_location
      • get_pins
      • get_wire_by_name
      • refresh_all_ids
      • refresh_dynamic_link
      • set_sim_option_on_hfss_subcircuit
      • set_sim_solution_on_hfss_subcircuit
      • components_catalog
      • design_libray
      • design_type
      • model_units
      • nets
      • o_definition_manager
      • ocomponent_manager
      • osymbol_manager
      • schematic_units
      • tab_name
      • version
      • wires
    • CircuitComponent
    • CircuitPins
    • Wire
    • EmitComponents
    • TwinBuilderComponents
    • MaxwellCircuitComponents
  • Boundary objects
  • Mesh operations
  • Setup
  • Visualization
  • Logger
  • Optimetrics
  • Variable
  • Constants
  • Configuration files
  • Setup templates
  • Cable modeling
  • Filter design
  • Generic
  • PyAnsys
  • API reference
  • Modeler and components Circuit
  • NexximComponents
  • add_subcircuit_dynamic_link

add_subcircuit_dynamic_link#

NexximComponents.add_subcircuit_dynamic_link(pyaedt_app=None, solution_name=None, extrusion_length=None, enable_cable_modeling=True, default_matrix='Original', tline_port='', name=None)#

Add a subcircuit from HFSS, Q3d or 2D Extractor in circuit design.

Parameters:
pyaedt_appansys.aedt.core.q3d.Q3d or ansys.aedt.core.q3d.Q2d or

ansys.aedt.core.q3d.Hfss. pyaedt application object to include. It could be an Hfss object, a Q3d object or a Q2d.

solution_namestr, optional

Name of the solution and sweep. The default is "Setup1 : Sweep".

extrusion_lengthfloat, str, optional

Extrusion length for 2D Models (q2d or Hfss) in model units. Default is None.

enable_cable_modelingbool, optional

Either if the Hfss Cable modeling has to be enabled for 2D subcircuits.

default_matrixstr, optional

Matrix to link to the subcircuit. Default to “Original”. It only applies to 2D Extractor and Q3D.

tline_portstr, optional

Port to be used for tramsission line. Only applies to Hfss.

namestr, optional

Component name.

Returns:
ansys.aedt.core.modeler.circuits.object_3d_circuit.CircuitComponent

Circuit Component Object.

References

>>> oModelManager.Add
>>> oComponentManager.Add
>>> oDesign.AddCompInstance
>>> oDesign.AddDynamicLink
On this page
  • add_subcircuit_dynamic_link()
Edit on GitHub
  • Show Source

© Copyright (c) 2025 ANSYS, Inc. All rights reserved.

Created using Sphinx 8.1.3.

Built with the Ansys Sphinx Theme 1.4.4.
Last updated on May 11, 2025