Skip to main content
Ctrl+K
Logo image Logo image

Site Navigation

  • Getting started
  • User guide
  • AEDT API
  • EDB API
  • Examples
dev0.16 (stable)0.150.14Older versions

Navigation

  • PyAnsys »
  • PyAEDT »
  • EDB API »
  • Components »
  • Components »
  • definitions

Site Navigation

  • Getting started
  • User guide
  • AEDT API
  • EDB API
  • Examples

Section Navigation

  • EDB manager
  • Stackup & layers
  • Modeler & primitives
  • Components
    • Components
      • add_port_on_rlc_component
      • add_rlc_boundary
      • create
      • create_pingroup_from_pins
      • create_port_on_component
      • create_port_on_pins
      • create_rlc_component
      • create_source_on_component
      • deactivate_rlc_component
      • delete
      • delete_single_pin_rlc
      • disable_rlc_component
      • export_bom
      • export_definition
      • get_aedt_pin_name
      • get_component_by_name
      • get_component_net_connection_info
      • get_component_placement_vector
      • get_components_from_nets
      • get_nets_from_pin_list
      • get_pin_from_component
      • get_pin_position
      • get_pins_name_from_net
      • get_rats
      • get_solder_ball_height
      • get_through_resistor_list
      • import_bom
      • import_definition
      • refresh_components
      • replace_rlc_by_gap_boundaries
      • set_component_model
      • set_component_rlc
      • set_solder_ball
      • short_component_pins
      • update_rlc_from_bom
      • ICs
      • IOs
      • Others
      • capacitors
      • components_by_partname
      • definitions
      • inductors
      • instances
      • nport_comp_definition
      • resistors
    • EDBComponent
    • EDBComponentDef
  • Nets
  • vias and padstacks
  • Sources and excitations
  • Simulation setups
  • Simulation configuration
  • Siwave manager

definitions#

property Components.definitions[source]#

Retrieve component definition list.

Returns:
dict of pyaedt.edb_core.edb_data.components_data.EDBComponentDef
On this page
  • definitions
Edit on GitHub
Show Source

© Copyright (c) 2023 ANSYS, Inc. All rights reserved.

Created using Sphinx 7.2.6.

Built with the Ansys Sphinx Theme 0.11.2.
Last updated on May 13, 2025