valid\_design
=============

.. currentmodule:: ansys.aedt.core.circuit

.. autoproperty:: Circuit.valid_design