set\_active\_design
===================

.. currentmodule:: ansys.aedt.core.circuit

.. automethod:: Circuit.set_active_design