valid\_design
=============

.. currentmodule:: ansys.aedt.core.emit

.. autoproperty:: Emit.valid_design