Skip to main content

Ctrl+K

Site Navigation

Getting started
User guide
AEDT API
EDB API
Examples

GitHub
Support

Navigation

PyAnsys »
PyAEDT »
is_circuit_port

Site Navigation

Getting started
User guide
AEDT API
EDB API
Examples

GitHub
Support

Section Navigation

couple_ports
get_edge_terminal_reference_primitive
get_pad_edge_terminal_reference_pin
get_padstack_terminal_reference_pin
get_pin_group_terminal_reference_pin
get_point_terminal_reference_primitive
is_null

boundary_type
component
deembed
do_renormalize
hfss_type
impedance
is_circuit_port
magnitude
name
net
net_name
phase
reference_net_name
reference_object
renormalize
renormalize_z0
terminal_type

is_circuit_port#

property GapPort.is_circuit_port[source]#: Whether it is a circuit port.

On this page

is_circuit_port

© Copyright (c) 2023 ANSYS, Inc. All rights reserved.

Created using Sphinx 7.2.6.

Built with the Ansys Sphinx Theme 0.11.2.
Last updated on